The reason for this is that moving to 12 cores in the CCD would require the normal L3 cache embedded in the chiplet to be increased to 48 MB, from the 32 MB. AMD could stick to using 64 MB for the 3D ...