when clock is supposed to be gated (for soc). The presented circuit also overcomes the high clk-to-out delay of the conventional clock gating cell. It reduces the clk-to-out delay by reducing the ...