Figure 2 : CLK_D1 Inactive state 0 Figure 2 above shows the clock gating scenarios when the ENABLE toggles both in HIGH state of CLK_D0 and in the LOW state of CLK_D0. Glitches appear in the resulting ...